A novel signal conditioning circuit suitable for push-pull-type resistive transducers is proposed. The circuit developed is capable of providing a linear output over a wide range of values of the measurand. Even when the transducer has an inverse relationship with the measurand, the circuit provides a linear output. The push-pull-type resistive transducer becomes an integral part of a relaxation oscillator, the duty cycle ratio of the output of which becomes proportional to the measurand. Since the output depends only on the relative sensitivity of the transducer and a pair of dc excitation voltages, it is possible to obtain very low errors. The various sources of error in the circuit are analysed and quantitative expressions to estimate such errors are derived. The circuit was set up in the laboratory and the results obtained from the prototype are presented. The prototype possessed an error of ±0.02% of the reading. It is seen that this circuit is not only simple but also produces errors which are much less than those from circuits currently mentioned in the literature.
Push-pull-type transducers
Transducers that transform a measurand into an equivalent change in their resistance can be grouped together as 'resistive transducers'. Resistive transducers can be further divided into single element and push-pull or differential type [1] . A major impediment with a single-element-type resistive transducer is that the output is sensitive to temperature variations [2] . A differential-type resistive sensor, as the name indicates, has two sensing elements-when the resistance of one of the elements increases, the resistance of the other decreases. The two resistances of such a type of resistive transducer can be expressed as
and
where k is the relative sensitivity of the transducer and x is the input to the transducer. Signal conditioning circuits suitable for push-pull-type resistive transducers have been proposed. A popular technique has been the conversion of the change in resistance to an equivalent change in frequency [3] [4] [5] [6] . One of the major disadvantages of the resistance-to-frequency conversion technique is the nonlinearity introduced which is mainly due to the fact that the output is inversely proportional to the change in the transducer resistance. The nonlinearity can be removed to a certain extent by adequate compensation, as shown by Mochizuki and Watanabe [6] . Ferrari et al [7] have developed a signal conditioning circuit which makes use of both the frequency and duty cycle information from the output signal of a relaxation oscillator to carry independent information from a pair of sensors.
A resistive bridge transducer is often applied in a ratiometric mode, where the ratio of the output signal V OB and the bridge supply voltage V B represents the physical signal. The problem of requiring a signal conditioning circuit with a large dynamic range is taken care of by employing the technique of continuous autocalibration as laid out by Van der Goes and Meijer [8] or by increasing the accuracy of the voltage dividers by using the principle of dynamic element matching [9] . Kerth and Piasecki [10] discuss the use of two, third-order delta-sigma converters to process these voltages. The same purpose can be achieved by ac excitation of the bridge followed by oversampling. We now present a novel relaxation oscillator based circuit in which the variations in the transducer resistances directly control the duty cycle of the oscillator output. The average value of the oscillator output is then linearly related to the deviations in the transducer resistances. An added advantage of the present method is that even if the transducer possesses an inverse relationship between its resistance and the measurand-as in the case of a magnetoresistive transducer or a strain gauge used to measure lateral strain-the final output of the signal conditioning circuit is linear with respect to the physical input.
Circuit description and operation
To illustrate the proposed technique, its block schematic is shown in figure 1 . Resistances R 1 and R 2 of a push-pulltype transducer function as a part of the integrator in an RC relaxation oscillator. The integrator is realized using opamp OA1 with a capacitor C connected in its feedback path. The common point of R 1 and R 2 is connected to the inverting input of the opamp OA1. R 1 is connected to a stable, reference voltage +V through switch S 1A . R 2 is connected to −V through switch S 1B . S 1A and S 1B are single-pole ON-OFF analogue switches that are controlled such that when S 1A is ON, S 1B is OFF and vice versa. Thus at any given time, only one of the transducer resistances is selected as the input resistance to the integrator. The output of the integrator is fed to a comparator OC as shown in figure 1 . The hysteresis required to ensure oscillation is achieved by switching in either +V or −V , as the other input to the comparator OC, through switch S 2 which is a single pole, double throw (SPDT) analogue switch. Switches S 1A , S 1B and S 2 are controlled by the output of the comparator. The output of switch S 2 (V p ) is also fed as the input to a low pass filter (LPF), whose cut-off frequency is chosen to be much less than that of the oscillator frequency. The output of the LPF, V o , is the final output of the signal conditioning circuit.
To understand the functioning of the circuit, let us start with the assumption that S 1A is 'ON' and S 1B is 'OFF' and hence, R 1 is connected to the integrator input. In such a case, the input to the comparator will necessarily have to be −V , as the switches S 1A , S 1B and S 2 are so set up to ensure that the voltages fed to the inputs of the integrator and the comparator are always of opposite polarity. With +V tied to the input, the output of the integrator will be a negative going ramp with a slope of V R1C
, as indicated in figure 2. The integrator output will continue to ramp down until it reaches −V . At this point, the comparator output changes state and hence causes switches S 1A , S 1B and S 2 to change. Now −V is applied, with R 2 serving as the input resistance, to the integrator. Switch S 2 applies +V to the inverting input of the comparator. The integrator ramps up with a positive slope of
. When the output of the integrator reaches +V , the comparator again changes state, switching in −V and R 1 . The whole cycle is repeated endlessly, resulting in continuous oscillation. The relevant output waveforms at cardinal points in the circuit of figure 1 are given in figure 2. The time for the integrator to ramp up from −V to +V is taken as the ON time T ON and the time taken to ramp down from +V to −V is taken as T OFF . It is easily seen that T ON = 2R 2 C and T OFF = 2R 1 C and the period of oscillation, T = T ON + T OFF = 2C(R 1 + R 2 ). The input to the low pass filter (LPF) is the duty cycle varied output of the relaxation oscillator, V p , which can be analytically expressed as:
where ω r = 2πf r and f r = 1/T is the frequency of the relaxation oscillator. Since the cut-off frequency of the low pass filter (f c ) is chosen to be much less than f r , the output V o of the low pass filter will contain only the dc component A o and is given by
where V p is the input to the non-inverting terminal of the comparator. Substituting for T ON and T OFF , we get
If the resistive transducer possesses inverse characteristics, then we will have
It is found that even in this case, equation (1) holds good and the final output is linearly related to the measurand. As can be seen, the output depends only on the magnitude of the reference voltage V and the relative sensitivity of the transducer, k.
Error analysis
It has to be pointed out that the analysis carried out above presumed a few ideal conditions, such as: In reality, each of the factors mentioned above will deviate from ideality and contribute to errors in the output. In the following sections, these errors are analysed and expressions derived to quantify them.
Inaccuracy due to the finite, unequal switching resistances
The finite nonzero ON resistances r 1 and r 2 of the analogue switches, S 1A and S 1B , will add to R 1 and R 2 , respectively.
If we take the average value of the switching resistances as r, then r 1 = r(1 + α) and r 2 = r(1 − α), where α depicts the deviation of the individual switch resistances from the mean value. These resistances would add to the transducer resistances and modify the time constants of integration in either direction. Hence, the ON and OFF times are modified as:
Hence,
A comparison of equations (1) and (2) shows that the finite ON resistances of switches S 1A and S 1B introduce a gain error and an offset in the output.
Effect of the difference in switching voltage levels
Equation (1) was derived on the assumption that the switching voltages were of opposite polarity but equal magnitude. In practice, the negative reference voltage (−V ) is obtained with the aid of an inverter. A practical inverter may have its gain slightly different from the expected value of −1. Hence, there could be a small but finite difference in the voltage levels +V and −V . Errors could arise as the output depends on the switching voltage as well as the time duration of each level. As a general case, if we consider +V D and −V U as the switching voltages and the ratio V D /V U to be β, then the output would be governed by the expression,
Here too, it is seen that the original expression for V o stands modified to the extent that there is a gain error and an offset. The gain error and offset either due to the finite ON resistances of the switches or mismatch in the reference voltages can easily be compensated for, by means of offset and gain corrections. When β lies in the range −1.002 to −0.998, i.e., the worst case mismatch in the reference voltages of ±0.2%, the maximum error even for such a large deviation lies within ±0.1%. It is seen that the mismatch in switching voltage levels is the only significant source of error.
Effect of offset voltages
The offset voltages of the opamps used in the realization of the circuit are another potential source of error. The input offset voltages of the opamps contribute to the overall error by producing a spurious voltage, which appears at the output. But as the circuit operates on the switching voltages of the comparator as well as the stable reference voltages ±V , the effect of the offset voltages would be to either increase or decrease the time taken to reach the switching voltages, as the case may be, depending on the polarity of the offset voltage. Such an effect is already taken care of by the factor β and therefore the influence of the offset voltages of the opamps may be considered to have already been analysed in section 3.2. 
Influence of the delay in switching
While deriving equation (1), we not only assumed equal switching voltages but also instantaneous switching by the comparator and the switches. However, in practice the two devices, namely, the comparator and the analogue switch, take a finite time to change state. Figure 3 indicates the pertinent waveforms taking into consideration the switching delays. Here, the delay, say τ , in switching from −V U to +V D is assumed to be equal to the delay in switching from +V D to −V U . τ is the time required for the circuit to ramp up from −V U to −V U , as a result of the delay in switching, while τ is the time required to ramp down from V D to V D , where V D and −V U are the voltage levels reached by the integrator, due to the switching delay. T ON and T OFF are the new ON and OFF times due to the inclusion of the switching delay. It can easily be shown that
The expression for the output now becomes,
where
Here τ is the total delay due to the switch-comparator combination and T is the period of the output cycle
It is seen that equation (4) is similar to (3) except for the factor (1 − K), which accounts for the effect of the delay caused by the switch-comparator combination. The deviation in the value of β from the expected value of -1 not only results in offset and gain error but in conjunction with the delay τ , also causes nonlinearity. With T as 2 ms and a worst case delay of τ = 1 µs (in practice, the delay due to the switch is about 0.6 µs), the nonlinearity introduced is only 0.1 ppm.
While other sources of error like the offset bias currents of the opamps and comparators used as well as the leakage current of the switches employed have not been explicitly included in the above analysis, it is worth mentioning that with the present level of technology, the input bias currents of opamps and comparators are many orders of magnitude (pAnA) less than the nominal operating current of the proposed signal conditioning circuit (1 mA) and hence their effects may be safely neglected.
Similarly, the error introduced by temperature drift has been neglected, especially in the case of the ICs used, as the drift is typically about 0.6 µV • C −1 and is orders of magnitude less than the major sources of error mentioned above. In the case of the trimming circuit used to derive the reference voltage, the effect of temperature drift would be to change the voltage levels and hence may be considered to have been already analysed in section 3.2.
Experimental verification
The proposed circuit was implemented using commercially available ICs and tested. IC OP07 was used for the opamps while CD4052 served as switches, and the comparator as well as the inverter was built with LF357-the choice was determined by the low switching times. A polystyrene capacitor of 0.1 µF provided the feedback for the integrator. The LPF was a second-order Butterworth type with a cut-off frequency of 10 Hz. The whole circuit was powered from a ±10 V supply, except for the analogue switches which had a reduced voltage of ±7.5 V. The reference voltages +V D and −V U were derived using Fairchild Corporation's KA336-5 reference diode. The output of the KA336 was buffered and inverted to obtain ±5.0 V. The gain of the inverting stage was trimmed to ensure that β was nearly −1.000. In practice, a voltage level of ±4.910 00 V was obtained and β was found to be −1.000 08. Two precision, variable resistance boxes made by Otto-Wolff, Berlin and having a range of 0-12.221 kvariable in steps of 1 -were employed for simulating the resistances R 1 and R 2 of a sputtered-type differential resistive transducer. The nominal value of the resistance was chosen as 5 k resulting in a total time T of 2 ms. The circuit was then theoretically analysed and also simulated using SPICE and the worst case error was predicted to be within ±0.02%. The output of the signal conditioner was measured using a HP34401A 6 1 2 digit digital multimeter and the waveforms were observed on a HP54645A Digital Oscilloscope. R 1 and R 2 were varied in steps of 1% to simulate a kx of up to ±30% of the nominal value and it was noted that there were no hysteresis effects. Figure 4 indicates the output characteristics as well as the actual error in the output of the circuit. It is found that the error is as predicted, except for a stray point. The stray point is most probably due to the experimental setup as it occurred at the extreme range of measurement, at which point there is a change in the decade setting of the resistance box constituting R 1 .
Though the experimental results shown in this paper cover a wide range of input variation (±30%) to specifically emphasize the efficacy of the circuit for large variations in the transducer resistances, the circuit performs excellently for small variations as well. To verify this practically, the resistance was then varied in smaller steps of ±0.02% from 0 to ±0.4%. Here too, the performance was excellent, the worst case error being within ±0.02%.
Conclusions
A novel, relaxation oscillator-based signal conditioning circuit suitable for push-pull (differential) type resistive transducers has been presented. The circuit is suitable for both threeterminal and four-terminal differential resistive transducers. The circuit accepts a transducer possessing either a linear or an inverse characteristic and provides a linear output. Thus the circuit is applicable for all types of differential resistive transducers ranging from strain gauges to piezoresistive transducers. The output of the proposed signal conditioner depends only on a pair of dc reference voltages and the transducer sensitivity. Detailed analysis was carried out to ascertain the effects of non-idealities such as the finite ON resistances of switches, delays introduced by the comparator and switches as well as the mismatch between reference voltage levels. It has been established that the significant error in the output is only due to mismatch between the reference voltages. Hence, high accuracy performance can be obtained by employing stable, precision dc reference voltages. A prototype built and tested established the practicality of the proposed signal conditioner.
